## Physics 231 - Digital Basics (Exp. 7)

Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only two voltage levels, typically either 0 volts or +5 volts. The 0 volt level (LO) represents the binary " 0 " or logic "false" and the +5 volt level (HI) represents the binary " 1 " or logic "true". The simplest digital circuit is the inverter. This device converts a binary $0 \rightarrow 1$ and a binary $1 \rightarrow 0$. The function of this device is best illustrated in the following "truth table". The inversion of a signal $A$ is often represented by $\bar{A}$. Thus in the truth table for the inverter, $O U T=\overline{I N}$.


The function of all digital circuits can be completely described by appropriate truth tables. The inverter and the other logic gates described below are provided as Integrated Circuits (IC), packages which usually contain more than one such device. The IC's which you will use in this experiment are called silicon-gate CMOS FETs (Complementary Metal Oxide Semiconductor Field Effect Transistor), and are members of the "MC54/74" series. For example, the MC54/74HC14A data sheet provided on the course website shows that this particular IC contains six inverters. The pin connections for each are also shown. In addition to the signal connections, all of the IC's must be connected to both ground and $\mathrm{a}+5 \mathrm{~V}$ power supply.

Another digital circuit frequently encountered is the AND gate. This device typically has two inputs (but can have more) and one output whose value is the logical "AND" of its two inputs. For this reason, such circuits are also called logic gates. The AND function is described in terms of the following "truth table". In terms of logic symbols, $Q=A \bullet B$, where $Q$ labels the output of the logic gate.


Still another basic logic device is the OR gate whose output is the logical OR of its inputs. Thus, $Q=A+B$.


The industry standard for AND and OR gates, however, are the "inverting" forms referred to as NAND and NOR gates respectively. The meaning of the first " N " is "Not". Thus, a NAND gate performs the "Not AND" function. The small circles at the outputs in the relevant schematics indicate that the signals at those points are "inverted", that is a " 1 " is transformed into a " 0 ", and vice-versa, as demonstrated in the truth tables shown for these devices. The reason that these are the industry standard is that all other digital devices can be constructed from either the basic NAND or NOR gates.


| $A$ | $B$ | $Q=\overline{A \bullet B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



| $A$ | $B$ | $Q=\overline{A+B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

In addition to the inverter, you are also supplied with an IC containing four 2-input NAND gates, the MC54/74HC00A.

CAUTION: The CMOS FETs you will be using are very sensitive to static discharges. Care must be exercised to prevent the FETs from being exposed to charge build-up, for example by rubbing against clothing. Even electrostatic charge on the body can cause damage, so to be safe, you should, after you have walked over to your bench, first touch some grounded metal (the chassis of the scope, for example) before touching the ICs. Additional useful precautions:

- Beware of plastic. Do not place any CMOS device on plastic surfaces. Also avoid nylon.
- All low impedance equipment (pulse generators, etc.) should be connected to CMOS inputs only after the CMOS device has been powered up. Similarly, this type of equipment should be disconnected before power is turned off the CMOS devices.


## EXPERIMENTING WITH LOGIC GATES

Build your logic circuits using the breadboard, ICs, and jumper wires. First connect the +5 V $\left(V_{\mathrm{CC}}\right)$ and ground (GND) connections to the IC. Then connect the output signals to the banana terminals of the breadboard for subsequent feeding to the oscilloscope or DMMs. The IC input signals can be connected to the fixed supply voltages for HI and LO inputs.
A) Verify the truth table for one of the gates available in the laboratory.
B) Design and assemble an OR gate using only NAND gates. (Note that a NAND gate can provide "inverter" operation by connecting both inputs together.) To facilitate the design, use de Morgans theorem: $\overline{A+B}=\bar{A} \bullet \bar{B}$. Draw a diagram for the circuit and verify your results by measuring the truth tables for the circuit you constructed.

## Flip-Flop or Latch

The elements you have studied so far, gates and inverters, may be used to carry out logic operations, but they exhibit no memory capability; that is, their output states depend only on the instantaneous values of their inputs. Computers require such elements to carry out the processing functions (ordinary arithmetic and Boolean algebraic functions) required in the central processor.

In addition to these devices, however, a computer also requires elements which exhibit "memory" and act like two-state toggle switches, having outputs that can be set to a particular state by some transient input and remain in that state after the transient disappears. One such element of this kind is the flip-flop; it has an output, either HI or LO (1 or 0 ) which can be switched from one state to the other by applying an appropriate transient input. Flip-flops are used to perform various memory and arithmetic operations in computers.

Construct the following circuit from a pair of gates in the $\mathbf{7 4 H C 0 0}$ Quad 2-input NAND gate IC and a pair of inverters.


Supply the $S$ ("Set") and $R$ ("Reset") inputs with either HI and LO signals. Connect the $Q$ and $\bar{Q}$ outputs to the two (dc coupled) vertical inputs of a oscilloscope or DMM. Note that the state of the outputs is well-defined if either (or both) of the $S$ and $R$ inputs is HI ( 5 V ). Note also that the system can be in either one of two stable output states when the two inputs ( $R$ and $S$ ) are both LO $(0 \mathrm{~V})$. In which of these two states it finds itself depends on which of $S$ or $R$ was last set to HI before being returned to LO. Verify these characteristics of the $R S$ flip-flop.

## Counters

A single flip-flop can be used as a memory element and can also be used as the starting point for a counter, although it can only count from zero to one, since it can only store one bit of information. In this final section, you will investigate the use of a decade counter, an IC capable of counting to from 0 to 9 .

We will use the MC74HC390 "Dual 4-Stage Binary Ripple Counter with $\div 2$ and $\div 5$ Sections" for a pair of decades. This IC contains two decade counters, each consisting of four flip-flops, one a $\div 2$ counter, and the other three constituting a $\div 5$ counter. When these two counters are connected together they form a counter capable of counting from zero to 9, a "Binary Coded Decimal" counter. The single IC contains two such decimal counters, one on each side of the chip.

The flip-flops internal to this counter are triggered by HI-to-LO transitions of the "clock" pulses. Commercial counter chips such as these also possess a "Reset" input to enable resetting the counter to "zero" when a suitable pulse is applied. In the 74 HC 390 , the required reset pulse is of positive polarity (from LO to HI and back). In normal operation the reset inputs should be held LO (i.e. grounded). Verify the counting characteristics of the 74 HC 390 IC by examining the sequential "truth table" (counting sequence) using a series of pulses (obtained from the function generator TTL output) as a clock input.

Monitor the state of the counter (the outputs labelled Q on the pin diagram) using indicator lights (LEDs). Place a resistance of approximately $200 \Omega$ between the LEDs and the counter outputs to limit the current. First try the $\div 2$ counter, then the $\div 5$ counter. Try wiring together these two to make a binary coded decimal counter. Don't forget to include wiring diagrams in your notebook.

